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于 Cadence 的 EDA 平台，分别在逻辑综合和物理实现两个阶段完成了芯片





































With the development of manufcturing technology, IC becomes more 
complex, multifunctional and larger in size accroding to Moore Law, SoC 
design is a common design today. Power consumption increases with the 
number of gates, while the portable devices and many working systems require 
reducing it. This contradiction makes low power design a hot research, and also, 
difficult one. 
A reliable technology of transmiting number fast, DTMF has the 
characteristics of high speed and powerful anti-jamming, therefore, it is widely 
used in telephony commication, and it can also be used in multimedia 
comunication. This paper describes concept and methods of the implement of 
the low power design of DTMF chip from logic synthesis to physical design, 
which provide a reference of implement method and flow. When made to a hard 
block, DTMF can be used in other SoC designs.  
This paper, describes the low power technologies from the system level to 
physical implement and manufacture first, then it analyzes the dynamic power 
and leakage power and discusses how to optimize in logical design. The power 
consumption between 180nm and 90nm is compared and the results are 
given.The low power DTMF chip design is based on Cadence IC Digital Design 
Platform using TSMC 90nm technology. 
This thesis is organized as following:Chapter 1 provide a overwiew of low 
power technologies in IC design. Chapter 2 discusses the power distribution and 
optimization at gate level and transister level. Chapter 3 presents the method of 
low power synthesis of DTMF. Chapter 4 experiments the low power physical 
implementation. Chapter 5 gives a brief summary and conclusing of the thesis. 
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第一章  绪论 
 
 
本课题的项目实践在北京“中关村益华软件技术学院（Zhongguancun-Cadence Institute of Software 
Technology, ZCIST）”完成。 
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TSMC0.18um 制造工艺基础上[3] [4]，使用 Cadence 提供的 EDA 工具，分别
采用 Flatten 和 Hierarchical 的设计方法[5]，实现了 DTMF 信号接收芯片的物
理设计与验证：在 BuildGates 环境中完成了逻辑综合优化与可测试扫描链
的插入；在 SoC Encounter 数字后端设计平台上，实施了该芯片的布局布线、
扫描链重新排序、时钟树综合、分布参数提取、静态时序分析、电源分析、
信号完整性分析等工作；将 GDSII 文件导入到 Virtuoso 全定制设计平台，
应用厂家的设计规则文件进行 DRC 和 LVS 的检查以及修正，从而完成了
DTMF芯片在 0.18 微米工艺条件下从 RTL到 GDSII的物理实现和物理验证
的全部设计过程。后来又有条件接触到 TSMC 90nm 制造工艺库[5]，而此时
Cadence 也推出了其强大的综合工具 RTL Compiler 以及 SP&R 工具 SoC 
Encounter 4.1 版本，这两个工具都增加了 90 纳米以下工艺低功耗设计的功
能。在这些优越的条件和原有的设计基础上，选择了 DTMF 芯片在 90 纳米
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